Espressif Systems /ESP32-C6 /EXTMEM /L1_CACHE_SYNC_RST_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L1_CACHE_SYNC_RST_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (L1_ICACHE0_SYNC_RST)L1_ICACHE0_SYNC_RST 0 (L1_ICACHE1_SYNC_RST)L1_ICACHE1_SYNC_RST 0 (L1_ICACHE2_SYNC_RST)L1_ICACHE2_SYNC_RST 0 (L1_ICACHE3_SYNC_RST)L1_ICACHE3_SYNC_RST 0 (L1_CACHE_SYNC_RST)L1_CACHE_SYNC_RST

Description

Cache Sync Reset control register

Fields

L1_ICACHE0_SYNC_RST

set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.

L1_ICACHE1_SYNC_RST

set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.

L1_ICACHE2_SYNC_RST

Reserved

L1_ICACHE3_SYNC_RST

Reserved

L1_CACHE_SYNC_RST

set this bit to reset sync-logic inside L1-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.

Links

() ()